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PrologAbstract Prolog is one of the most important candidates to build expert systems and AI-related
programs and has potential applications in embedded systems. However, Prolog is not suitable
to develop many kinds of components, such as data acquisition and task scheduling, which are also
crucial. To make the best use of the advantages and bypass the disadvantages, it is attractive to inte-
grate Prolog with programs developed by other languages. In this paper, an IPC-based method is
used to integrate backward chaining inference implemented by Prolog into applications or embed-
ded systems. A Prolog design pattern is derived from the method for reuse, whose principle and def-
inition are provided in detail. Additionally, the design pattern is applied to a target system, which is
free software, to verify its feasibility. The detailed implementation of the application is given to clar-
ify the design pattern. The design pattern can be further applied to wide range applications and
embedded systems and the method described in this paper can also be adopted for other logic pro-
gramming languages.
ª 2014 Production and hosting by Elsevier Ltd. on behalf of CSAA & BUAA.
Open access under CC BY-NC-ND license.1. Introduction
Prolog is a general purpose logic programming language and is
the most popular one among such kind of languages. Although
it is not trendy as it used to be, Prolog is still one of the most
important candidates to build expert systems and AI-relatedprograms.1 Recent hot topics on Prolog are its integration with
ontology,2 prolog speciﬁcation of giant number arithmetic,3
portability in different implementations of Prolog4 and con-
junction with programs developed by other languages.5
Compared with imperative programming languages, such
as C/C++ and Java, Prolog is declarative and driven by rules
matching. Prolog concentrates on how to describe problems
rather than how to solve them step by step. From the sense
of contemporary computing, Prolog has the following two out-
standing advantages.
(1) Higher development efﬁciency in solving AI-related pro-
grams. There is small semantic gap between AI algo-
rithms and Prolog.6 Here, semantic gap refers to the
1572 G. Li et al.difference between the natural representation of some
knowledge and the programmatic representation of that
knowledge. Additionally, as generally recognized, Pro-
log is simple and easy to grasp.
(2) Lower costs in validation and veriﬁcation. For programs
with the same functions, the code is usually much
shorter written in Prolog than in imperative languages.
With the increasingly high demand for software quality,
it is a great advantage in many ways, especially for crit-
ical systems.Fig. 1 Schematic diagram of Peretyatkin’s5 method to integrate
Prolog with applications.Certainly, lower operational efﬁciency is its shortcoming.
However, it seems to be insigniﬁcant, because hardware
resources, such as CPU computing power and memory capac-
ity, are sufﬁcient enough nowadays.
Furthermore, knowledge-based techniques are currently
reported to be applied in real-time control systems, which
are typical and popular embedded systems.7 Consequently,
Prolog has potential applications in autonomous cars, home
medical devices and unmanned aerial vehicles (UAV),8 etc.,
which are hot topics currently and are hopeful to enter our
daily life in recent future.
Despite of these facts, Prolog is not suitable to develop
many kinds of components, such as data acquisition and task
scheduling, which are also crucial. Accordingly, it is attractive
to combine Prolog and applications or embedded systems
together. However, coincidently and unfortunately, it is a bot-
tleneck. To break this bottleneck, this paper brings forward an
IPC (inter process communication)-based Prolog design pat-
tern for integrating backward chaining inference into applica-
tions or embedded systems. Backward chaining, or backward
reasoning, is an inference method that can be described as
working backward from the goals. It starts with a list of goals
(or a hypothesis) and works backwards from the consequent to
the antecedent to see if there is data available that will support
any of these consequents.9 It is widely used in automated the-
orem proves, inference engines, proof assistants and other arti-
ﬁcial intelligence applications.10 The method, presented in this
paper, is helpful to overcome the shortcomings of the existing
integration methods and could fuel the application of Prolog-
based backward chaining inference.
SWI-Prolog is selected, because it is open source and widely
popular. Actually, the design pattern can also be used in other
concrete Prolog implementations, even in other logic program-
ming languages.
In the following section, the principle of the design pattern
is described by comparing with the former methods and its def-
inition is provided in detail. In Section 3, a case study is given
for illustration. Finally, we draw conclusions and address our
future works.
2. Principle and deﬁnition of the design pattern
2.1. Principle
SWI-Prolog provides ﬂexible and fast interface to C/C++ and
Java, which allows for calling both ways.11 However, it is not
enough. As a full featured programming language, Prolog is
designed as a standalone system. Concrete Prolog implementa-
tions, such as SWI-Prolog, GUN Prolog and Amzi! Prolog,
usually provide independent consoles, multithread mecha-
nisms, build-in predicates, etc. When calling a Prolog programfrom C/C++ or Java through the interface of SWI-Prolog,
additional threads or processes will be created and the results
of the Prolog program will be output to the console of SWI-
Prolog, instead of returning to C/C++ or Java. Light weight
systems, such as Drools and Clips,12 are more suitable than
Prolog for embedding, because their output is easier to be
obtained or easier to be parsed than Prolog. However, Prolog
has more powerful build-in predicates and large amount of
the existing codes, which make it valuable to be integrated.
Consequently, in 2007, Peretyatkin provided a method to
integrate Qt with Prolog.5 The schematic diagram of the
method is shown in Fig. 1. The ‘‘Output to Prolog console’’
is captured and parsed so that the result of the Prolog program
could be extracted and transferred to C/C++. However, the
method has two problems.
(1) Case speciﬁc. For different Prolog programs, Qt part
must provide different parsers for each of their input
and output.
(2) It is error-prone to capture the output to the Prolog con-
sole and it is difﬁcult to verify the parsers. There is no
mechanism to grantee that the output of the Prolog pro-
gram is predictable, namely, it is difﬁcult to add con-
straints to the output. Peretyatkin’s method was
intended for education, so it is ﬁne. However, if for
industrial usage, safety must be taken into account.
To solve the problems, this paper presents an IPC-based
method, whose schematic diagram is shown in Fig. 2. Compare
with the former ﬁgure, the gray rectangles are different parts.
In essence, our method obtains the result of Prolog by IPC,
instead of by capturing the output of Prolog console.
In fact, IPC is not a new topic for Prolog. As early as in 1993,
the method of communication between prolog and an external
process was put forward as a patent13 and in 1996, process to
process communication in prolog was described in detail in a
journal paper.14 Practically, in SWI-Prolog, IPC is supported
in the form of Prolog library.15 However, in former works,
IPC was used to improve the efﬁciency of Prolog engine or
for distributed computing and it has not been reported that
IPC is applied to integrating Prolog with applications or embed-
ded systems. In this paper, IPC-based method is introduced to
integrate backward chaining inference into applications or
embedded systems and a design pattern is derived for reuse.
Actually, IPC library is an extension of Prolog. As shown in
Fig. 2, the ‘‘IPC extension’’ is a set of predicates. When infer-
ring to the predicates, they will trigger IPC with C/C++ and
transfer the result of the Prolog program to C/C++. The
Fig. 2 Schematic diagram of IPC-based method to integrate
Prolog with applications.
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Prolog calling C/C++. For the sake of concise, in the follow-
ing descriptions, ‘‘yoyo_reasoner’’, a simple IPC extension,
implemented by our team, is used, instead of the complicated
IPC library of SWI-Prolog.
Compare with the former integrating method illustrated in
Fig. 1, the IPC extension is case independent and could be
reused. The communication between Prolog and C/C++
depends on the ‘‘IPC extension’’. The constraints on the pred-
icates of the ‘‘IPC extension’’ guarantee that the data trans-
ferred from Prolog to C/C++ are also be constrained, so it
is safe for industrial use. This point will be clariﬁed in detail
in the following sections.
2.2. Deﬁnition
Before deﬁning the Prolog design pattern, many related Prolog
deﬁnitions should be clariﬁed.
Prolog module encapsulates a set of predicates and deﬁnes
an interface. Modules can import other modules, which makes
the dependencies explicit.11 Actually, module is a mechanism
to modularize Prolog programs and control the visibility of
the deﬁned predicates in the module. For example, look at
the following Prolog source code ﬁle facts.pl:
% facts.pl
:- module (facts, [ parent/2 ]).
parent (‘ID:10005’, ‘ID:10011’).
parent (‘ID:10006’, ‘ID:10011’).
parent (‘ID:10005’, ‘ID:10010’).
parent (‘ID:10006’, ‘ID:10010’).
parent (‘ID:10003’, ‘ID:10009’).
parent (‘ID:10005’, ‘ID:10009’).
parent (‘ID:10004’, ‘ID:10008’).
parent (‘ID:10005’, ‘ID:10008’).
parent (‘ID:10003’, ‘ID:10007’).
parent (‘ID:10005’, ‘ID:10007’).
parent (‘ID:10002’, ‘ID:10006’).
parent (‘ID:10002’, ‘ID:10005’).
parent (‘ID:10002’, ‘ID:10004’).
parent (‘ID:10001’, ‘ID:10003’).
parent (‘ID:10000’, ‘ID:10002’).
parent (‘ID:10000’, ‘ID:10001’).The second line of the facts.pl deﬁnes this module named
‘‘facts’’. Module and its source ﬁle share the same name. The
‘‘[parent/2]’’ in the line indicates that ‘‘parent’’ is a binarypredicate and could be imported to other modules. Lines
following the second deﬁne many facts with the predicate.
% algorithms.pl
:- module (algorithms, [card_X/1, card_XY/2]).
:- use_module (facts).
:- use_module (foreign_predicates).
ancestor (Parent, Son):-parent(Parent, Son).
ancestor (Ancester, Son):-
parent (Parent, Son),
ancestor (Ancester, Parent).
card_X (List_X):-
ﬁndall (Tmp1,(member(Member_of_X, List_X),
ancestor (Tmp1,Member_of_X)), Node_list_ X),
append (Node_list_ X, List_ X, X),
sort (X, Node_set_ X),
length (Node_set_ X, Count_ X),
foreign_01 (Count_ X).
card_XY (List_ X, List_Y):-
ﬁndall (Tmp1, (member (Member_of_ X, List_ X),
ancestor (Tmp1, Member_of_ X)), Node_list_ X),
append (Node_list_ X, List_ X, X),
ﬁndall (Tmp2, (member (Member_of_Y, List_Y),
ancestor (Tmp2, Member_of_Y)), Node_list_Y),
append (Node_list_Y, List_Y, Y),
ﬁndall (Tmp3, (member (Tmp3, X),
not (member(Tmp3, Y))), Node_list_sub),
sort (Node_list_sub, Node_set_sub),
length (Node_set_sub, Count_sub),
foreign_01 (Count_sub).The algorithms.pl imports the ‘‘facts’’ module mentioned
above with the third line. It imports all the predicates listed in
the bracket of the second line of facts.pl. Then, the predicates
are all visible and could be reused in the algorithms.pl. The fourth
line of the algorithms.pl, imports another kind ofmodule, named
‘‘foreign predicates’’, which is listed in the following. Unlike the
‘‘facts’’ module, it is a foreign module. A module using foreign
libraries is called a foreign module. Look at the third line of the
foreign predicates.pl. It imports a foreign library, named
‘‘yoyo_reasoner’’. As mentioned above, it is an IPC extension
or library.Foreign librarymeans that the predicates in the library
are implemented by other languages, such as C or C++.
You could just ignore the lines following forth of the algo-
rithms.pl, which will be described in the next section.
% foreign_predicates.pl
:-module (foreign_predicates, [foreign_01/1, foreign_02/1]).
:- use_foreign_library (foreign(yoyo_reasoner)).
foreign_01(0):- add_to_buﬀer(‘0’).
foreign_01(1):- add_to_buﬀer(‘1’).
foreign_01(2):- add_to_buﬀer(‘2’).
foreign_01(3):- add_to_buﬀer(‘3’).
foreign_01(4):- add_to_buﬀer(‘4’).
foreign_01(5):- add_to_buﬀer(‘5’).
foreign_01(6):- add_to_buﬀer(‘6’).
foreign_01(7):- add_to_buﬀer(‘7’).
foreign_01(8):- add_to_buﬀer(‘8’).
foreign_01(9):- add_to_buﬀer(‘9’).
foreign_01(10):- add_to_buﬀer(‘10’).
foreign_01(11):- add_to_buﬀer(‘11’).
foreign_01(12):- add_to_buﬀer(‘12’).
foreign_02(0):- tcp_send(‘0’).
G. Li et al.We implemented a foreign library in C++ and compiled it
as a dynamic link library (DLL) named ‘‘yoyo_reasoner.dll’’.
Actually, the third line of the foreign_predicates.pl, loads the
DLL and imports the predicates in the library. There are
two predicates in the foreign library: ‘‘add_to_buffer/1’’ and
‘‘tcp_send/1’’. These two predicates are different with conven-
tional ones. When inferring to these predicates, they trigger
C++ programs in yoyo_reasoner.dll. Corresponding to
‘‘add_to_buffer/1’’ and ‘‘tcp_send/1’’, there are two C++
functions, ‘‘pl_add_to_buffer’’ and ‘‘pl_tcp_send’’. The former
one adds the parameter of the predicate ‘‘add_to_buffer/1’’ to
a buffer and the latter creates a socket, connects it to the server
and sends the data in the buffer to the server. Here, we used
TCP-based, namely socket-based, IPC. D-Bus and other kinds
of IPC methods are also feasible.
The ‘‘yoyo_reasoner.dll’’ is a foreign library for SWI-Pro-
log and the ‘‘foreign_predicates.pl’’ is a foreign module, which
interfaces the foreign library with Prolog programs. The for-
eign library and the foreign module are combined as the IPC
extension. From the perspective of Prolog programming, the
IPC extension is a set of customized predicates and from the
perspective of C/C++, it is an IPC interface. The ﬂow dia-
gram in Fig. 3 shows how the Prolog and application processes
work together bridged by IPC extension.
A design pattern is a general reusable solution to a com-
monly occurring problem within a given context in software
design.16 For the IPC-based integration method, the Prolog
development tool (PDT) load graph17 of the design pattern
is illustrated in Fig. 4. Each rectangle in the ﬁgure refers to a
Prolog source ﬁle. ‘‘queries.pl’’ is the entry of the Prolog pro-
gram. For the other three rectangles, the above double lines
1574Fig. 3 Flow diagram of the Prolog and application processes
work together.are the module name and also the ﬁle name. Below the double
lines is the list of predicates, which could be imported by other
Prolog ﬁles. Lines with arrow mean dependence and the
sources use predicates of the destinations. Annotation on the
line means number of imported predicates. There are four Pro-
log source ﬁles in the ﬁgure. ‘‘queries.pl’’ is automatically gen-
erated at runtime by the application process. It uses many
predicates in ‘‘algorithms’’ and one predicate in ‘‘foreign pred-
icates’’, which is responsible for IPC. ‘‘Algorithms’’ is custom-
izable and is the only ﬁle written before the start of the
application process. It uses all the predicates in ‘‘facts’’ and a
part of predicates in ‘‘foreign predicates’’, which are responsi-
ble for generating data prepared for IPC. ‘‘facts’’ is also gener-
ated at runtime and is only used by ‘‘algorithms’’.
‘‘foreign_predicates’’ is the foreign module. It should also be
generated at runtime, because in addition to import foreign
library, it includes enumeration of all the possible facts written
by the foreign predicates, which are responsible for generating
data prepared for IPC.
The deﬁnition or the documentation for a design pattern
describes the context in which the pattern is used, the forces
within the context that the pattern seeks to resolve, and the
suggested solution.18 There is no single and standard format
for documenting design patterns.19 According to commonly
accepted format used in object oriented design patters, the def-
inition of the Prolog design pattern is given in Table 1.
For clariﬁcation and demonstration, in the following sec-
tion, the application of the Prolog design pattern is described
with a case study.
3. A case study
3.1. Introduction of the target system
The target system is free software ‘‘yoyo-ontology’’,20 which
has two main functions. Firstly, it is a ‘‘yoyo-ontology’’
builder. This ‘‘yoyo-ontology’’ means a streamlined ontology,
generalized from the famous gene ontology.21 Additionally,
the software can also annotate imported datasets with nodes
of a given ‘‘yoyo-ontology’’. From the view of architecture,
yoyo-ontology has two main modules, one for ontology build-
ing and the other for dataset annotation. The two modules are
coupled loosely. The topology of a ‘‘yoyo-ontology’’ is direc-
ted acyclic graph (DAG), the same as gene ontology.Fig. 4 PDT load graph of the Prolog design pattern of
integrating backward inference into application or embedded
systems.
Table 1 Deﬁnition of Prolog design pattern – integrating backward chaining inference into applications or embedded systems.
Item Content
Pattern name and
classiﬁcation
IPC-based integration for backward chaining inference
Intent To integrate backward chaining inference of Prolog into applications or embedded systems
Motivation Prolog is powerful for AI-related problems, but is not suitable to develop many kinds of components, such as data
acquisition and task scheduling. To make the best use of the advantages and bypass the disadvantages, this design
pattern provides a framework to integrate Prolog into applications or embedded systems
Applicability To process data with backward chaining inference and some of these data are obtained in real-time or are more
diﬃcult to be obtained by Prolog than by other methods
Structure The PDT load graph of the design pattern, illustrating the necessary Prolog modules and their relationships, is shown
in the Fig. 4
Participant Four Prolog modules, IPC extension of Prolog and application or embedded systems having IPC modules
Consequence The integration is seamless and users could not be aware of the existence of the Prolog process
An IPC-based Prolog design pattern for integrating backward chaining inference into applications or embedded systems 1575Fig. 5 is a ‘‘yoyo-ontology’’, namely a DAG; each node rep-
resents a concept. A node is identiﬁed as ID: XXXXX, where
X is a digit. Nodes are connected with directed lines. Different
heads of the lines refer to different relationships between the
nodes. Here, we could ignore the type of edges. The edges
point to more concrete concepts than its origins. A node list
of the DAG is used to describe a record of a dataset and called
an annotation. For instance, A= [ID: 10007; ID: 10009] and
B= [ID: 10011] are two annotations.
For any two annotations A and B, deﬁne the semantic sim-
ilarity of them as
Similarity A;Bð Þ ¼ 1 Card X Yð Þ þ Card Y Xð Þ
Card Xð Þ þ Card Yð Þ
where X represents the union of A and all the ancestor nodes
of every member of A. The relationship of Y and B is similar
to X and A. Card Xð Þ means cardinality of the set X, namely,
the number of members of the set.
For two sets, X and Y, X  Y means a new set, each of
whose member belongs to X but not belongs to Y, namely,
X Y ¼ x x 2 X; x R Yjf g
It is easy to ﬁgure out that if A= B, then the
Similarity A;Bð Þ ¼ 1 and under other conditions,
Card X Yð Þ þ Card Y Xð Þ
Card Xð Þ þ Card Yð Þ < 1
So,
Similarity A;Bð Þ 2 0; 1ð 
Now, we add another module to the software to calculate
the similarity of any two given annotations. Prolog is effective
to handle DAG, so the calculation of similarity resorts to Pro-
log. However, the data involved in the calculation must beFig. 5 A DAG, representing an ontology, is composed of nodes
and edges.obtained in real-time, because the topology of the ontology
and the annotations are modiﬁed continuously by users
according to requirements. The task of data acquisition is
not suitable to Prolog and will be assigned to C++. Last
but not least, the two parts should be integrated. Consider
the scenario of the deﬁned Prolog design pattern in the former
subsection, it is coincident with the scenario here. In the fol-
lowing text, the new module, calculating the similarity of
two annotations, will be implemented by the design pattern
mentioned above.
3.2. Application of the design pattern
Suppose A= [ID: 10007; ID: 10009] and B= [ID: 10011], to
get the similarity of A and B, we should ﬁgure out the
Card(X  Y), Card(Y  X), Card(X) and Card(Y). In the fol-
lowing text, we will use the Prolog to calculate them.
Referring to Fig. 4, we should manage to get the four ﬁles.
Coincidentally, three of them have been given in Section 2.1.
For clariﬁcation, the relationships between the predicates of
the three modules are illustrated in Fig. 6, in the form of
PDT global view.14 In the ﬁgure, each envelope refers to a Pro-
log module and each rectangle in an envelope means a predi-
cates. Lines with arrow mean dependence.
With C++, Java or other imperative languages, it is easy
to generate ‘‘facts.pl’’ at runtime from Fig. 5. ‘‘algorithms.pl’’
imports the ‘‘facts’’ module. The ﬁfth and sixth lines of the ﬁle
deﬁne a predicate ‘‘ancestor/2’’ with recursion. In theFig. 6 Relationships between the predicates.
1576 G. Li et al.following text, ‘‘card X/1’’ and ‘‘card XY/2’’ are importable
predicates and are responsible for calculating Card(X) and
Card(X  Y), respectively. The two predicates are implemented
similarly. ‘‘ﬁndall/3’’, ‘‘member/2’’, ‘‘append/2’’, ‘‘sout/2’’ and
‘‘length/2’’ are all built in predicates. Only ‘‘foreign 01/1’’ is
imported from foreign module ‘‘foreign predicates’’.
In fact, the predicate ‘‘card X/1’’ is a description of Card(X)
with strict constraints. If there exists a query ‘‘:- card
X([ID:10007, ID:10009])’’, the deﬁnition of ‘‘card X/1’’ will
turn the problem to match a right fact deﬁned by the predicate
‘‘foreign_01/1’’. Let us look at the facts deﬁned by ‘‘for-
eign_01/1’’ in ‘‘foreign predicates.pl’’. The parameter of the
predicate means numbers of nodes and the facts enumerate
all the possible. The enumeration guarantees that there exists
a satisﬁed match drive by the query mentioned above, then
the match will trigger ‘‘pl_add_to_buffer()’’ in foreign library.
Note that the number of possible nodes is determined by the
topology of the DAG in Fig. 5 and the topology is changed
by the application process, so the enumeration has to be done
at runtime.
Now, it is easy to write the queries.pl:
% queries.pl:
:- use_module (algorithms).
:- use_module (foreign_predicates).
:- card_X([ID:10007, ID:10009]).
:- card_X([ID:10011]).
:- card_XY([ID:10007, ID:10009], [ID:10011]).
:- card_XY([ID:10011], [ID:10007, ID:10009]).
:- foreign_02(1).The last line ‘‘:- foreign_02(1).’’ is to trigger the function
‘‘pl_pl_tcp_send()’’ of the foreign library, whose missions are
to create a socket, connect it to the server, send the data in
the buffer to the server and ﬁnally terminate the Prolog pro-
cess. Run queries.pl and the results of Card(X  Y),
Card(Y  X), Card(X) and Card(Y) will be transferred to the
application process and the Similarity (A, B) is easily obtained
according to its deﬁnition.
From the above description, it is clear that the inference is
backward chaining and the process of the new module is in line
with the ﬂow diagram shown in Fig. 3. The design pattern pre-
sented in this paper has been adopted by yoyo-ontology 1.0.
4. Conclusions and future works
In this paper, an IPC-based method is used to integrate back-
ward chaining inference implemented by Prolog into applica-
tions or embedded systems. A Prolog design pattern is derived
from the method for reuse, whose principle and deﬁnition are
provided in detail. Additionally, the design pattern is applied
to a target system, which is free software, to verify its feasibility.
The detailed implementation of the application is given. The
implementation only uses pure C++and SWI-Prolog and does
not rely on any operating system related features, so any plat-
forms, being compatible with SWI-Prolog, such as embedded
Linux, are applicable for the method. In short, the design
pattern can be further applied to wide range applications and
embedded systems and the method described in this paper
can also be adapted for other logic programming languages.In our future works, we will make deeper exploration on
the related topics and provide more design patterns, such as
IPC-based integration for forward chaining inference.
Acknowledgements
This work is supported by the National Natural Science Foun-
dation of China (No.61304111), National Basic Research Pro-
gram of China (No. 2014CB744904) and Fundamental
Research Funds for the Central Universities of China (Nos.
YWF-14-KKX-001 and YWF-13-JQCJ).Appendix A
The software, yoyo-ontology 1.0, could be downloaded and
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